

# APPENDIX

# C

## MOTOROLA 68000 AND SUPPORT CHIPS



### Advance Information

#### 16-BIT MICROPROCESSING UNIT


Advances in semiconductor technology have provided the capability to place on a single silicon chip a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The MC68000 is the first of a family of such VLSI microprocessors from Motorola. It combines state-of-the-art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor.

The resources available to the MC68000 user consist of the following:

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes

As shown in the programming model, the MC68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0-A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All seventeen registers may be used as index registers.

#### PROGRAMMING MODEL



- MC68000L4**  
(4 MHz)
- MC68000L6**  
(6 MHz)
- MC68000L8**  
(8 MHz)
- MC68000L10**  
(10 MHz)

**HMOS**  
 (HIGH-DENSITY, N-CHANNEL,  
 SILICON-GATE DEPLETION LOAD)

**16-BIT  
 MICROPROCESSOR**




L SUFFIX  
 CERAMIC PACKAGE  
 CASE 746


#### 64-pin dual in-line package

- |        |    |    |     |
|--------|----|----|-----|
| D4     | 1  | 64 | D5  |
| D3     | 2  | 63 | D6  |
| D2     | 3  | 62 | D7  |
| D1     | 4  | 61 | D8  |
| D0     | 5  | 60 | D9  |
| AS     | 6  | 59 | D10 |
| UDS    | 7  | 58 | D11 |
| LDS    | 8  | 57 | D12 |
| R/W    | 9  | 56 | D13 |
| DSTACK | 10 | 55 | D14 |
| BG     | 11 | 54 | D15 |
| BGACK  | 12 | 53 | GND |
| BR     | 13 | 52 | A23 |
| VCC    | 14 | 51 | A22 |
| CLK    | 15 | 50 | A21 |
| GND    | 16 | 49 | VCC |
| HALT   | 17 | 48 | A20 |
| RESET  | 18 | 47 | A19 |
| VMA    | 19 | 46 | A18 |
| E      | 20 | 45 | A17 |
| VPA    | 21 | 44 | A16 |
| BERR   | 22 | 43 | A15 |
| IPL2   | 23 | 42 | A14 |
| IPL1   | 24 | 41 | A13 |
| IPL0   | 25 | 40 | A12 |
| FC2    | 26 | 39 | A11 |
| FC1    | 27 | 38 | A10 |
| FC0    | 28 | 37 | A9  |
| A1     | 29 | 36 | A8  |
| A2     | 30 | 35 | A7  |
| A3     | 31 | 34 | A6  |
| A4     | 32 | 33 | A5  |


68-Terminal Chip Carrier



68-Pin Quad Pack



68-pin grid array.





**Advance Information**

**MC68230 PARALLEL INTERFACE/TIMER**

The MC68230 Parallel Interface/Timer provides versatile double buffered parallel interfaces and an operating system oriented timer to MC68000 systems. The parallel interfaces operate in unidirectional or bidirectional modes, either 8 or 16 bits wide. In the unidirectional modes, an associated data direction register determines whether the port pins are inputs or outputs. In the bidirectional modes the data direction registers are ignored and the direction is determined dynamically by the state of four handshake pins. These programmable handshake pins provide an interface flexible enough for connection to a wide variety of low, medium, or high speed peripherals or other computer systems. The PI/T ports allow use of vectored or autovectored interrupts, and also provide a DMA Request pin for connection to the MC68450 Direct Memory Access Controller or a similar circuit. The PI/T timer contains a 24-bit wide counter and a 5-bit prescaler. The timer may be clocked by the system clock (PI/T CLK pin) or by an external clock (TIN pin), and a 5-bit prescaler can be used. It can generate periodic interrupts, a square wave, or a single interrupt after a programmed time period. Also it can be used for elapsed time measurement or as a device watchdog.

- MC68000 Bus Compatible
- Port Modes Include:
  - Bit I/O
  - Unidirectional 8-Bit and 16-Bit
  - Bidirectional 8-Bit and 16-Bit
- Selectable Handshaking Options
- 24-Bit Programmable Timer
- Software Programmable Timer Modes
- Contains Interrupt Vector Generation Logic
- Separate Port and Timer Interrupt Service Requests
- Registers are Read/Write and Directly Addressable
- Registers are Addressed for MOVEP (Move Peripheral) and DMAC Compatibility

**MC68230L8**  
**MC68230L10**

**HMOS**  
(HIGH-DENSITY N-CHANNEL  
SILICON-GATE)


**PARALLEL INTERFACE/TIMER**



L SUFFIX  
CERAMIC PACKAGE  
CASE 740

P SUFFIX  
PLASTIC PACKAGE  
AVAILABLE 2082

**PIN ASSIGNMENT**





**MC6821**  
(1.0 MHz)  
**MC68A21**  
(1.5 MHz)  
**MC68B21**  
(2.0 MHz)

**PERIPHERAL INTERFACE ADAPTER (PIA)**


The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the M6800 family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines, Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation

**MOS**  
(IN-CHANNEL SILICON-GATE,  
DEPLETION LOAD)

**PERIPHERAL INTERFACE  
ADAPTER**



**MAXIMUM RATINGS**


Characteristics	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>IN</sub>	-0.3 to +7.0	V
Operating Temperature Range	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub>	°C
MC6821, MC68A21, MC68B21		0 to 70	
MC6821C, MC68A21C, MC68B21C		-40 to +85	
Storage Temperature Range	T <sub>STG</sub>	-55 to +150	°C


  

**THERMAL CHARACTERISTICS**

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Ceramic	θ <sub>JA</sub>	50	°C/W
Plastic		100	
Cerdp		80	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (i.e., either V<sub>SS</sub> or V<sub>CC</sub>).





## PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the M6800 bus with an 8-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, a read/write line, an enable line and a reset line. To ensure proper operation with the MC6800, MC6802, or MC6806 microprocessors, VMA should be used as an active part of the address decoding.

**Bidirectional Data (D0-D7)** — The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read operation.

**Enable (E)** — The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

**Read/Write (R/W)** — This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

**RESET** — The active low RESET line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

**Chip Selects (CS0, CS1, and CS2)** — These three input signals are used to select the PIA. CS0 and CS1 must be high and CS2 must be low for selection of the device. Data transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable

for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

**Register Selects (RS0 and RS1)** — The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

**Interrupt Request (IROA and IROB)** — The active low Interrupt Request lines (IROA and IROB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also, four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

## PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral devices.

**Section A Peripheral Data (PA0-PA7)** — Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode, the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "high" on the corresponding data

line while a "0" results in a "low." Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

**Section B Peripheral Data (PB0-PB7)** — The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. They have three-state capability, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines

PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

**Interrupt Input (CA1 and CB1)** — Peripheral input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

**Peripheral Control (CA2)** — The peripheral control line CA2 can be programmed to act as an interrupt input or as a

peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents 1.5 standard TTL loads. The function of this signal line is programmed with Control Register A.

**Peripheral Control (CB2)** — Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

## INTERNAL CONTROLS

### INITIALIZATION

A RESET has the effect of zeroing all PIA registers. This will set PA0-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table B.1

Details of possible configurations of the Data Direction and Control Register are as follows:

TABLE B.1 INTERNAL ADDRESSING

RS1	RS0	Control Register Bit		Location Selected
		CRA-2	CRB-2	
0	0	1	X	Peripheral Register A
0	0	0	X	Data Direction Register A
0	1	X	X	Control Register A
1	0	X	1	Peripheral Register B
1	0	X	0	Data Direction Register B
1	1	X	X	Control Register B

X = Don't Care

### PORT A-B HARDWARE CHARACTERISTICS

As shown in Figure 17, the MC6821 has a pair of I/O ports whose characteristics differ greatly. The A side is designed to drive CMOS logic to normal 30% to 70% levels, and incorporates an internal pullup device that remains connected even in the input mode. Because of this, the A side requires more drive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darlington's without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B side (input mode also) will float high or low, depending upon the load connected to it.

Notice the differences between a Port A and Port B read operation when in the output mode. When reading Port A, the actual pin is read, whereas the B side read comes from an output latch, ahead of the actual pin.

### CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1, and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1, or CB2. The format of the control words is shown in Figure B.3

### DATA DIRECTION ACCESS CONTROL BIT (CRA-2 and CRB-2)

Bit 2, in each Control Register (CRA and CRB), determines selection of either a Peripheral Output Register or the corresponding Data Direction Register when the proper register select signals are applied to RS0 and RS1. A "1" in bit 2 allows access of the Peripheral Interface Register, while a "0" causes the Data Direction Register to be addressed.


**Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7)** — The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.


**Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5)** — Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5) is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different loading characteristics.

Control of CA1 and CB1 interrupt Input Lines (CRA-0, CRB-1, CRA-1, and CRB-1) — The two lowest-order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are used to

enable the MPU interrupt signals  $\overline{IROA}$  and  $\overline{IROB}$ , respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1.

FIGURE B.2 PORT A AND PORT B EQUIVALENT CIRCUITS







**16K BIT STATIC RANDOM ACCESS MEMORY**

The MCM6116 is a 16,384-bit Static Random Access Memory organized as 2048 words by 8 bits, fabricated using Motorola's high-performance silicon-gate CMOS (HCMOS) technology. It uses a design approach which provides the simple timing features associated with fully static memories and the reduced power associated with CMOS memories. This means low standby power without the need for clocks, nor reduced data rates due to cycle times that exceed access time.




Chip Enable ( $\bar{E}$ ) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable ( $\bar{E}$ ) goes high, the part automatically reduces its power requirements and remains in this low-power standby as long as the Chip Enable ( $\bar{E}$ ) remains high. The automatic power-down feature causes no performance degradation.

The MCM6116 is in a 24-pin dual-in-line package with the industry standard JEDEC approved pinout and is pinout compatible with the industry standard 16K EPROM/ROM.

- Single +5 V Supply
- 2048 Words by 8-Bit Operation
- HCMOS Technology
- Fully Static: No Clock or Timing Strobe Required
- Maximum Access Time: MCM6116-12 – 120 ns  
MCM6116-15 – 150 ns  
MCM6116-20 – 200 ns
- Power Dissipation: 70 mA Maximum (Active)  
15 mA Maximum (Standby-TTL Levels)  
2 mA Maximum (Standby)
- Low Power Version Also Available – MCM61L16
- Low Voltage Data Retention (MCM61L16 Only):  
50  $\mu$ A Maximum

**MCM6116**

**HCMOS**  
(COMPLEMENTARY MOS)  
**2,048  $\times$  8 BIT**  
**STATIC RANDOM**  
**ACCESS MEMORY**



**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Voltage on Any Pin With Respect to V <sub>SS</sub>	- 1.0 to +7.0	V
DC Output Current	20	mA
Power Dissipation	1.2	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	- 65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**  
(Full operating voltage and temperature ranges unless otherwise noted.)

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input Voltage	V <sub>IH</sub>	2.2	3.5	6.0	V
	V <sub>IL</sub>	-1.0*	-	0.8	V

\*The device will withstand undershoots to the -1.0 volt level with a maximum pulse width of 50 ns at the -0.3 volt level. This is periodically sampled rather than 100% tested.

**RECOMMENDED OPERATING CHARACTERISTICS**

Parameter	Symbol	MCM6116			MCM6116			Unit
		Min	Typ*	Max	Min	Typ*	Max	
Input Leakage Current (V <sub>CC</sub> = 5.5 V, V <sub>in</sub> = GND to V <sub>CC</sub> )	I <sub>L1</sub>	-	-	1	-	-	1	μA
Output Leakage Current (E = V <sub>IH</sub> or G = V <sub>IH</sub> , V <sub>I/O</sub> = GND to V <sub>CC</sub> )	I <sub>L0</sub>	-	-	1	-	-	1	μA
Operating Power Supply Current (E = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA)	I <sub>CC</sub>	-	35	70	-	35	55	mA
Average Operating Current Minimum cycle, duty = 100%	I <sub>CC2</sub>	-	35	70	-	35	55	mA
Standby Power (E = V <sub>IH</sub> )	I <sub>SB</sub>	-	5	15	-	5	12	mA
Supply Current (E = V <sub>CC</sub> - 0.2 V, V <sub>in</sub> = V <sub>CC</sub> - 0.2 V or V <sub>in</sub> = 0.2 V)	I <sub>SB1</sub>	-	20	2000	-	4	100	μA
Output Low Voltage (I <sub>OL</sub> = 2.1 mA)	V <sub>OL</sub>	-	-	0.4	-	-	0.4	V
Output High Voltage (I <sub>OH</sub> = -1.0 mA)**	V <sub>OH</sub>	2.4	-	-	2.4	-	-	V

\*V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

\*\*Also, output voltages are compatible with Motorola's new high-speed CMOS logic family if the same power supply voltage is used.

**CAPACITANCE** (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Max	Unit
Input Capacitance except E	C <sub>in</sub>	3	5	pF
Input/Output Capacitance and E Input Capacitance	C <sub>I/O</sub>	5	7	pF

**MODE SELECTION**

Mode	E	G	W	V <sub>CC</sub> Current	OQ
Standby	H	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High Z
Read	L	L	H	I <sub>CC</sub>	Q
Write Cycle (1)	L	H	L	I <sub>CC</sub>	D
Write Cycle (2)	L	L	L	I <sub>CC</sub>	D

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.)

Input Pulse Levels: 0 Volt to 3.5 Volts  
 Input and Output Timing Reference Levels: 1.5 Volts  
 Input Rise and Fall Times: 10 ns  
 Output Load: 1 TTL Gate and  $C_L = 100 \text{ pF}$


READ CYCLE

Parameter	Symbol	MCM6116-12		MCM6116-15		MCM6116-20		Unit
		MCM6116-12		MCM6116-15		MCM6116-20		
		Min	Max	Min	Max	Min	Max	
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	t <sub>AVAX</sub>	120	--	150	--	200	--	ns
Chip Enable Low to Chip Enable High	t <sub>ELEH</sub>	120	--	150	--	200	--	ns
Address Valid to Output Valid (Access)	t <sub>AVOQ</sub>	--	120	--	150	--	200	ns
Chip Enable Low to Output Valid (Access)	t <sub>ELOV</sub>	--	120	--	150	--	200	ns
Address Valid to Output Invalid	t <sub>AVQX</sub>	10	--	15	--	15	--	ns
Chip Enable Low to Output Invalid	t <sub>ELQX</sub>	10	--	15	--	15	--	ns
Chip Enable High to Output High Z	t <sub>EHQZ</sub>	0	40	0	50	0	60	ns
Output Enable to Output Valid	t <sub>GLQV</sub>	--	80	--	100	--	120	ns
Output Enable to Output Invalid	t <sub>GLQX</sub>	10	--	15	--	15	--	ns
Output Enable to Output High Z	t <sub>GLQZ</sub>	0	40	0	50	0	60	ns
Address Invalid to Output Invalid	t <sub>AXQX</sub>	10	--	15	--	15	--	ns
Address Valid to Chip Enable Low (Address Setup)	t <sub>AVEL</sub>	0	--	0	--	0	--	ns
Chip Enable to Power-Up Time	t <sub>PU</sub>	0	--	0	--	0	--	ns
Chip Disable to Power-Down Time	t <sub>PD</sub>	--	30	--	30	--	30	ns

WRITE CYCLE

Parameter	Symbol	MCM6116-12		MCM6116-15		MCM6116-20		Unit
		MCM6116-12		MCM6116-15		MCM6116-20		
		Min	Max	Min	Max	Min	Max	
Chip Enable Low to Write High	t <sub>ELWH</sub>	70	--	90	--	120	--	ns
Address Valid to Write High	t <sub>AVWH</sub>	105	--	120	--	140	--	ns
Address Valid to Write Low (Address Setup)	t <sub>AVWL</sub>	20	--	20	--	20	--	ns
Write Low to Write High (Write Pulse Width)	t <sub>WLWH</sub>	70	--	90	--	120	--	ns
Write High to Address Don't Care	t <sub>WHAX</sub>	5	--	10	--	10	--	ns
Data Valid to Write High	t <sub>DVWH</sub>	35	--	40	--	60	--	ns
Write High to Data Don't Care (Data Hold)	t <sub>WHDX</sub>	5	--	10	--	10	--	ns
Write Low to Output High Z	t <sub>WLQZ</sub>	0	50	0	60	0	60	ns
Write High to Output Valid	t <sub>WHQV</sub>	5	--	10	--	10	--	ns
Output Disable to Output High Z	t <sub>GHOZ</sub>	0	40	0	50	0	60	ns

TIMING PARAMETER ABBREVIATIONS



The transition definitions used in this data sheet are

- H = transition to high
- L = transition to low
- V = transition to valid
- X = transition to invalid or don't care
- Z = transition to off (high impedance)

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.